- 您現在的位置：買賣IC網 > PDF目錄369230 > 68HC705PL4B (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數資料
| 型號： | 68HC705PL4B |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁數： | 58/98頁 |
| 文件大?。?/td> | 1019K |
| 代理商： | 68HC705PL4B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
GENERAL RELEASE SPECIFICATION
April 30, 1998
MOTOROLA
9-8
16-BIT PROGRAMMABLE TIMER
MC68HC05PL4
REV 2.0
3.
4.
Read the TSR to arm the OCF for clearing.
Enable the output compare registers by writing to the OCRL. This also
clears the OCF flag bit in the TSR.
Enable interrupts by clearing the I bit in the condition code register.
A software example of this procedure is shown in
Table 9-1
.
5.
9.5
TIMER CONTROL REGISTER (TCR)
The timer control register shown in
Figure 9-10
performs the following functions:
Enables input capture interrupts.
Enables output compare interrupts.
Enables timer overflow interrupts.
Configure the I/O Port Pin PA2 as input pin for TCAP signal
Configure the I/O Port Pin PA3 as output pin for TCMP signal
Control the active edge polarity of the TCAP signal.
Controls the active level of the TCMP output.
Reset clears all the bits in the TCR with the exception of the IEDG bit which is
unaffected.
ICIE - INPUT CAPTURE INTERRUPT ENABLE
This read/write bit enables interrupts caused by an active signal on the PB1/
TCAP pin or from CPF2 flag bit of the analog subsystem voltage comparator 2.
Reset clears the ICIE bit.
1 =
Input capture interrupts enabled.
0 =
Input capture interrupts disabled.
Table 9-1. Output Compare Initialization Example
9B
...
...
B7
B6
BF
...
...
9A
16
13
17
SEI
...
...
STA
LDA
STX
...
...
CLI
OCRH
TSR
OCRL
DISABLE INTERRUPTS
.....
.....
INHIBIT OUTPUT COMPARE
ARM OCF FLAG FOR CLEARING
READY FOR NEXT COMPARE, OCF CLEARED
.....
.....
ENABLE INTERRUPTS
BIT 7
BIT 6
BIT 5
BIT 4
0
BIT 3
0
BIT 2
0
BIT 1
BIT 0
TCR
$0012
R
W
ICIE
OCIE
TOIE
IEDG
OLVL
reset:
0
0
0
0
0
0
U
0
Figure 9-10. Timer Control Register (TCR)
相關PDF資料 |
PDF描述 |
|---|---|
| 68HC908JB8FS | Freescale Semiconductor, Inc. |
| 69190-405 | 50/100M SOT-23 CMOS RF LDO REGULATORS |
| 6A20G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
| 6A40G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
| 6A2 | 6.0 AMP.SILICON RECTIFIERS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 68HC705RC17 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Genneral Release Specification |
| 68HC705SB7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION (General Release) |
| 68HC705SJ7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| 68HC705SP7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| 68HC705SR3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units |
發布緊急采購，3分鐘左右您將得到回復。