- 您現在的位置：買賣IC網 > PDF目錄375843 > FM24C04ULZ (Fairchild Semiconductor Corporation) 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM PDF資料下載
參數資料
| 型號： | FM24C04ULZ |
| 廠商： | Fairchild Semiconductor Corporation |
| 元件分類： | DRAM |
| 英文描述： | 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM |
| 中文描述： | 4K的位標準2線總線接口的串行EEPROM |
| 文件頁數： | 10/14頁 |
| 文件大小： | 105K |
| 代理商： | FM24C04ULZ |
10
www.fairchildsemi.com
FM24C04U/05U Rev. A.3
F
Acknowledge
The FM24C04U/05U device will always respond with an acknowl-
edge after recognition of a start condition and its slave address. If
both the device and a write operation have been selected, the
FM24C04U/05U will respond with an acknowledge after the
receipt of each subsequent eight bit byte.
In the read mode the FM24C04U/05U slave will transmit eight bits
of data, release the SDA line and monitor the line for an acknowl-
edge. If an acknowledge is detected, FM24C04U/05U will continue
to transmit data. If an acknowledge is not detected,FM24C04U/05U
will terminate further data transmissions and await the stop condi-
tion to return to the standby power mode.
Device Addressing
Following a start condition the master must output the address of
the slave it is accessing. The most significant four bits of the slave
address are those of the device type identifier. This is fixed as
1010 for all EEPROM devices.
Refer the following table for Slave Addresses string details:
Device
A0 A1 A2
Page
Blocks Addresses
Page Block
FM24C04U/05U
P
A
A
2
0, 1
A: Refers to a hardware configured Device Address pin.
P: Refers to an internal PAGE BLOCK.
All IIC EEPROMs use an internal protocol that defines a PAGE
BLOCK size of 2K bits (for Word addresses 0x00 through 0xFF).
Therefore, address bits A0, A1, or A2 (if designated 'P') are used
to access a PAGE BLOCK in conjunction with the Word address
used to access any individual data byte.
The last bit of the slave address defines whether a write or read
condition is requested by the master. A '1' indicates that a read
operation is to be executed, and a '0' initiates the write mode.
A simple review: After the FM24C04U/05U recognizes the start
condition, the devices interfaced to the IIC bus wait for a slave
address to be transmitted over the SDA line. If the transmitted
slave address matches an address of one of the devices, the
designated slave pulls the SDA line LOW with an acknowledge
signal and awaits further transmissions.
Device Type
Identifier
Device
Address
1
0
1
0
A2
A1
A0
R/W
(LSB)
24C04/05
Page
Block Address
相關PDF資料 |
PDF描述 |
|---|---|
| FM24C08UFEM8 | I2C Serial EEPROM |
| FM24C08UFEMT8 | I2C Serial EEPROM |
| FM24C08UFEN | I2C Serial EEPROM |
| FM24C08UFLEMT8 | I2C Serial EEPROM |
| FM24C08UFLEN | I2C Serial EEPROM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FM24C04ULZEM8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM |
| FM24C04ULZEMT8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM |
| FM24C04ULZEN | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM |
| FM24C04ULZM8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM |
| FM24C04ULZMT8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM |
發布緊急采購，3分鐘左右您將得到回復。