- 您現在的位置：買賣IC網 > PDF目錄375845 > FM24C256 (Fairchild Semiconductor Corporation) 256K-Bit 2-Wire Bus Interface Serial EEPROM with Write Protect(帶寫保護的256K位的兩線控制總線接口串行EEPROM) PDF資料下載
參數資料
| 型號： | FM24C256 |
| 廠商： | Fairchild Semiconductor Corporation |
| 元件分類： | DRAM |
| 英文描述： | 256K-Bit 2-Wire Bus Interface Serial EEPROM with Write Protect(帶寫保護的256K位的兩線控制總線接口串行EEPROM) |
| 中文描述： | 256K位2線總線接口的串行EEPROM的寫入保護（帶寫保護的256K位的兩線控制總線接口串行EEPROM的） |
| 文件頁數： | 8/12頁 |
| 文件大?。?/td> | 89K |
| 代理商： | FM24C256 |
8
www.fairchildsemi.com
FM24C256 rev. B.3
F
S
T
O
P
A
C
K
Bus Activity:
Master
SDA Line
1 0 1 0
0
Bus Activity
A
C
K
DATA
A
C
K
A
C
K
WORD
ADDRESS (1)
WORD
ADDRESS (0)
SLAVE
ADDRESS
S
T
A
R
T
DEVICE ADDRESSING
Following a start condition the master must output the address of
the slave it is accessing. The most significant four bits of the slave
address are those of the device type identifier. This is fixed as
1010 for all different FM24C256xxx devices.
The next three bits identify the device address. Address from 000
to 111 are acceptable thus allowing up to eight devices to be
connected to the IIC bus.
The last bit of the slave address defines whether a write or read
condition is requested by the master. A "1" indicates that a READ
operation is to be executed and a "0" initiates the WRITE mode.
A simple review: After the FM24C256xxx recognizes the start
condition, the device interfaced to the IIC bus waits for a slave
address to be transmitted over the SDA line. If the transmitted
slave address matches an address of one of the devices, the
designated slave pulls the SDA line LOW with an acknowledge
signal and awaits further transmissions.
Write Operations
BYTE WRITE
For a WRITE operation, two additional address fields are required
after the control byte acknowledge. These are the word addresses
and comprise fifteen bits to provide access to any one of the 32K
words. The first byte indicates the high-order byte of the word
address. Only the seven least signicant bits can be changed, the
most significant bit is pre-assigned the value "0". Following the
acknowledgement from the first word address, the next byte
indicates the low-order byte of the word address. Upon receipt of
the word address, the FM24C256xxx responds with another
acknowledge and waits for the next eight bits of data, again,
responding with an acknowledge. The master then terminates the
transfer by generating a stop condition, at which time the
FM24C256xxx begins the internal write cycle to the nonvolatile
memory. While the internal write cycle is in progress, the device's
inputs are disabled and the device will not respond to any requests
from the master. Refer to Figure 5for the address, acknowledge
and data transfer sequence.
PAGE WRITE
The FM24C256xxx is capable of 64 byte page write operation. It
is initiated in the same manner as the byte write operation; but
instead of terminating the write cycle after the first data word is
transferred, the master can transmit up to 63 more words. After
the receipt of each word, the device responds with an acknowl-
edge.
After the receipt of each word, the internal address counter
increments to the next address and the next SDA data is ac-
cepted. If the master should transmit more than 64 words prior to
generating the stop condition, the address counter will "roll over"
and the previous written data will be overwritten. As with the byte
write operation, all inputs are disabled until completion of the
internal write cycle. Refer to Figure 6for the address, acknowl-
edge and data transfer sequence.
Acknowledge Polling
Once the stop condition is isssued to indicate the end of the host's
write operation, the FM24C256xxx initiates the internal write
cycle. ACK polling can be initiated immediately. This involves
issuing the start condition followed by the slave address for a write
operation. If the FM24C256xxx is still busy with the write opera-
tion, no ACK will be returned. If the device has completed the write
operation, an ACK will be returned and the host can then proceed
with the next read or write operation.
DS800023-8
Byte Write (Figure 5)
相關PDF資料 |
PDF描述 |
|---|---|
| FM24C256LZEYYX | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
| FM24C256FLZEYYX | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
| FM24C256YYX | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
| FM24C256LYYX | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
| FM24C256FYYX | Shielded Paired Cable, EIA RS-232 and EIA RS-422; Number of Conductors:12; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Shielding Material:Aluminum Foil/Polyester Tape RoHS Compliant: Yes |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FM24C256_05 | 制造商:RAMTRON 制造商全稱:RAMTRON 功能描述:256Kb FRAM Serial Memory |
| FM24C256B-G | 功能描述:F-RAM 256Kb Serial I2C 5V FRAM RoHS:否 存儲容量:512 Kbit 組織:64 K x 8 接口:SPI 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube 制造商:Cypress Semiconductor |
| FM24C256B-GTR | 功能描述:F-RAM 256Kb Serial I2C 5V FRAM RoHS:否 存儲容量:512 Kbit 組織:64 K x 8 接口:SPI 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube 制造商:Cypress Semiconductor |
| FM24C256EM8 | 功能描述:電可擦除可編程只讀存儲器 SOIC-8 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| FM24C256EM8X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
發布緊急采購，3分鐘左右您將得到回復。