- 您現(xiàn)在的位置：買賣IC網 > PDF目錄375845 > FM24C256FLZYYX (Fairchild Semiconductor Corporation) 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect PDF資料下載
參數資料
| 型號： | FM24C256FLZYYX |
| 廠商： | Fairchild Semiconductor Corporation |
| 元件分類： | DRAM |
| 英文描述： | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
| 中文描述： | 256千比特2線總線接口的串行EEPROM的寫保護 |
| 文件頁數： | 6/12頁 |
| 文件大小： | 89K |
| 代理商： | FM24C256FLZYYX |
6
www.fairchildsemi.com
FM24C256 rev. B.3
F
BACKGROUND INFORMATION (IIC Bus)
The IIC bus allows synchronous bidirectional communication be-
tween Transmitter/Receiver using the SCL (clock) and SDA (Data
I/O) lines. All communication must be started with a valid START
condition, concluded with a STOP condition and acknowledged by
the Receiver with an ACKNOWLEDGE condition.
In addition, since the IIC bus is designed to support other devices
such as RAM, EPROM, etc., the device type identifier string, or
control byte, must follow the START condition. For EEPROMs, the
first 4-bit of the control byte is 1010 binary for READ and WRITE
operations. This is then followed by the device selection bits A2, A1
and A0, and acts as the three most significant bits of the word
address.The final bit in the control byte determines the type of
operation performed (READ/WRITE). A "1" signifies a READ while
a "0" signifies a WRITE. The control byte is then followed by two bytes
that define the word address, which is then followed by the data byte.
The EEPROMs on the IIC bus may be configured in any manner
required, providing the total memory addressed does not exceed
512K bits (64K bytes). EEPROM memory addressing is controlled
by hardware configuring the A2, A1, and A0 pins (Device Address
pins) with pull-up or pull-down resistors. ALL UNUSED PINS
MUST BE GROUNDED (tied to V
SS
).
Addressing an EEPROM memory location involves sending a
command string with the following information:
[DEVICE TYPE]-[DEVICE ADDRESS]-[PAGE BLOCK AD-
DRESS]-[BYTE ADDRESS]
Pin Description
SERIAL CLOCK (SCL)
Definitions
Word
8 bits (byte) of data
Page
64 sequential addresses (one byte each) that
may be programmed during a "Page Write"
programming cycle.
Master
Any IIC device CONTROLLING the transfer of
data (such as a microcontroller).
Slave
Device being controlled (EEPROMS are
always considered Slaves).
Transmitter
Device currently SENDING data on the bus
(may be either a Master or Slave).
Receiver
Device currently receiving data on the bus
(Master or Slave).
The SCL input is used to clock all data into and out of the device.
SERIAL DATA (SDA)
SDA is a bidirectional pin used to transfer data to and from the
device. It is an open drain output and may be wire-ORed with any
number of open drain or open collector outputs.
Device Address Inputs (A0, A1, A2)
Device address pins A0, A1, and A2 are connected to V
or V
to configure the EEPROM address for multiple device configura-
tion. A total of eight different devices can be attached to the same
SDA bus.
Write Protection (WP
)
If WP is tied to V
, program WRITE operations onto the entire
array of the memory will not be executed. READ operations are
always available.
If WP is tied to V
or left floating (unconnected), normal memory
operation is enabled for READ/WRITE over the entire 256K bit
memory array.
This feature allows the user to assign the entire array of the memory
as ROM, which can be protected against accidental programming
writes. When WRITE is disabled, slave address and word address
will be acknowledged but data will not be acknowledged.
Device Operation
The FM24C256xxx supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the bus as a
transmitter and the receiving devices as the receiver. The device
controlling the transfer is the master and the device that is con-
trolled is the slave. The master will always initiate data transfers and
provide the clock for both transmit and receive operations. There-
fore, the FM24C256xxx is considered a slave in all applications.
CLOCK AND DATA CONVENTIONS
Data states on the SDA line can change only during SCL LOW.
SDA state changes during SCL HIGH and are reserved for
indication of start and stop conditions. Refer to Figures 1 and 2.
START CONDITION
All commands are preceded by the start condition, which is a
HIGH to LOW transition of SDA when SCL is HIGH. The
FM24C256xxx continuously monitors the SDA and SCL lines for
the start condition and will not respond to any command until this
condition has been met.
STOP CONDITION
All communications are terminated by a stop condition, which is a
LOW to HIGH transition of SDA when SCL is HIGH. The stop
condition is also used by the FM24C256xxx to place the device in
the standby power mode.
SCL
SDA
IN
SDA
OUT
tF
tLOW
tHIGH
tR
tLOW
tAA
tDH
tBUF
tSU:STA
tHD:DAT
tHD:STA
tSU:DAT
tSU:STO
DS800023-3
Bus Timing
Note 3:
SCL = Serial Clock Data
SDA = Serial Data I/O
相關PDF資料 |
PDF描述 |
|---|---|
| FM24C256 | 256K-Bit 2-Wire Bus Interface Serial EEPROM with Write Protect(帶寫保護的256K位的兩線控制總線接口串行EEPROM) |
| FM24C256LZEYYX | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
| FM24C256FLZEYYX | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
| FM24C256YYX | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
| FM24C256LYYX | 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FM24C256FM8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| FM24C256FM8X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| FM24C256FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| FM24C256FVM8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| FM24C256FVM8X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。