- 您現在的位置：買賣IC網 > PDF目錄371030 > MC34016 (Motorola, Inc.) Cordless Universal Telephone Interface PDF資料下載
參數資料
| 型號： | MC34016 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Cordless Universal Telephone Interface |
| 中文描述： | 通用無繩電話接口 |
| 文件頁數： | 4/16頁 |
| 文件大小： | 315K |
| 代理商： | MC34016 |
MC34016
4
MOTOROLA ANALOG IC DEVICE DATA
AC ELECTRICAL CHARACTERISTICS (continued)
(All parameters are specified with Bit 0 of Register 1 set to 1, the rest of the
bits in both registers set to 0, TA = 25
°
C, VCC = 5.0 V, Iline = 15 mA, f = 1.0 kHz, Test Circuit in Figure 9, unless otherwise noted.)
Parameter
Unit
Max
Typ
Min
Condition
RECEIVE CHANNEL
Gain Increase in 6.0 dB Mode
Bit 5, Reg. 2 = 1
5.3
6.0
6.7
dB
Gain Reduction in Mute Condition
Bit 3, Reg. 2 = 1
70
–
–
dB
Input Impedance at HYL or HYS
–
–
30
–
k
Output Impedance at Rx1 or Rx2
Maximum Input Swing at HYL or HYS
–
–
150
–
for THD
≤
2%
–
800
–
mVpp
Maximum Output Swing VRx
Total Harmonic Distortion at VRx
Psophometrically Weighted Noise Level at VRx
AUTOMATIC GAIN CONTROL
for THD
≤
10%
–
3.5
–
Vpp
Vline = 3.0 dBm
200
Between Tx1 and Tx2
–
1.0
2.0
%
–
80
–
μ
Vrms
Gain Reduction in Transmit and Receive Channel with
Respect to Iline = 15 mA
Iline = 70 mA
5.0
6.0
7.0
dB
Highest Line Current for Maximum Gain
–
–
20
–
mA
Lowest Line Current for Minimum Gain
–
–
60
–
mA
Gain Reduction in Transmit and Receive Channel with
Respect to Iline = 35 mA
Iline = 85 mA,
Bit 1, Reg. 2 = 1
5.0
6.0
7.0
dB
Highest Line Current for Maximum Gain
Bit 1, Reg. 2 = 1
–
40
–
mA
Lowest Line Current for Minimum Gain
Bit 1, Reg. 2 = 1
–
80
–
mA
BALANCE RETURN LOSS
Balance Return Loss with Respect to 600
f = 1.0 kHz
20
–
–
dB
SIDETONE
Voltage Gain from VTx to VRx
Iline = 15 mA,
Bit 0, Reg. 2 = 1
–
–
–20
dB
SERIAL BUS
Clock Frequency
–
–
–
550
kHz
BEN Rising Edge Setup Time Before First Clk Rising
Edge
See t1 in Timing Diagram
500
–
–
ns
Data Setup Time Before Clk Rising Edge
See t2 in Timing Diagram
500
–
–
ns
Data Hold Time After Clk Rising Edge
See t3 in Timing Diagram
500
–
–
ns
BEN Falling Edge Delay Time After Last Clk Rising
Edge
See t4 in Timing Diagram
1.5
–
–
μ
s
BEN Rising Edge Delay Time After Last BEN Falling
Edge
See t5 in Timing Diagram
6.0
–
–
μ
s
Power Supply Reset Voltage VCC
–
–
2.5
–
V
相關PDF資料 |
PDF描述 |
|---|---|
| MC3401 | QUAD SINGLE SUPPLY OPERATIONAL AMPLIFIERS |
| MC34025DW | Battery-Backup Supervisors for RAM Retention 8-MSOP -40 to 85 |
| MC33025 | High Speed Double-Ended PWM Controller |
| MC33025DW | High Speed Double-Ended PWM Controller |
| MC33025P | High Speed Double-Ended PWM Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC34016DW | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Cordless Universal Telephone Interface |
| MC34016DWR2 | 制造商:Motorola Inc 功能描述:TELECOM-SLIC, PDSO20 |
| MC34016P | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Cordless Universal Telephone Interface |
| MC34017 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:TELEPHONE TONE RINGER BIPOLAR LINEAR/I2L |
| MC340171D | 制造商:MOT 功能描述:* |
發布緊急采購，3分鐘左右您將得到回復。