- 您現在的位置：買賣IC網 > PDF目錄369230 > 68HC705PL4 (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數資料
| 型號： | 68HC705PL4 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁數： | 37/98頁 |
| 文件大小： | 1019K |
| 代理商： | 68HC705PL4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
April 30, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05PL4
REV 2.0
RESETS
MOTOROLA
5-5
5.4
RESET STATES OF SUBSYSTEM IN MCU
The following paragraphs describe how a reset initializes various sub-systems.
5.4.1 CPU
A reset has the following effects on the CPU:
Loads the stack pointer with $FF.
Sets the I bit in the condition code register, inhibiting interrupts.
Loads the program counter with the user defined reset vector from
locations $1FFE and $1FFF.
Clears the stop latch, enabling the CPU clock.
Clears the wait latch, bringing the CPU out of the wait mode.
5.4.2 I/O Registers
A reset has the following effects on I/O registers:
Clears bits in data direction registers configuring pins as inputs:
– DDRA6–DDRA0 in DDRA for port A.
– DDRB7–DDRB0 in DDRB for port B.
– DDRC7–DDRC0 in DDRC for port C.
Has no effect on port A, B, C data registers.
5.4.3 8-Bit Timer
A reset has the following effects on the 8-Bit Timer:
Timer 8 system disabled (T8EN bit cleared)
Timer 8 interrupt request disabled
Timer 8 Pre-scalar preset to divide the internal bus clock by ratio 16
Timer 8 Counter register preset to $FF
Therefore disables the timer 8 interrupt and preset the counter for POR cycle
delay.
5.4.4 16-Bit Programmable Timer
A reset has the following effects on the 16-bit programmable Timer:
Initializes the timer counter registers (TMRH, TMRL) to a value of
$FFFC.
Initializes the alternate timer counter registers (ACRH, ACRL) to a value
of $FFFC.
Clears all the interrupt enables and the output level bit (OLVL) in the
timer control register (TCR).
相關PDF資料 |
PDF描述 |
|---|---|
| 68HC705PL4B | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC908JB8FS | Freescale Semiconductor, Inc. |
| 69190-405 | 50/100M SOT-23 CMOS RF LDO REGULATORS |
| 6A20G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
| 6A40G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 68HC705PL4B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Industry standard 8-bit M68HC05 CPU core |
| 68HC705RC17 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Genneral Release Specification |
| 68HC705SB7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION (General Release) |
| 68HC705SJ7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| 68HC705SP7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發布緊急采購，3分鐘左右您將得到回復。