- 您現在的位置：買賣IC網 > PDF目錄369230 > 68HC705PL4 (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數資料
| 型號： | 68HC705PL4 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁數： | 53/98頁 |
| 文件大小： | 1019K |
| 代理商： | 68HC705PL4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
April 30, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05PL4
REV 2.0
16-BIT PROGRAMMABLE TIMER
MOTOROLA
9-3
The timer registers (TMRH, TMRL) shown in
Figure 9-3
are read-only locations
which contain the current high and low bytes of the 16-bit free-running counter.
Writing to the timer registers has no effect. Reset of the device presets the timer
counter to $FFFC.
The TMRL latch is a transparent read of the LSB until the a read of the TMRH
takes place. A read of the TMRH latches the LSB into the TMRL location until the
TMRL is again read. The latched value remains fixed even if multiple reads of the
TMRH take place before the next read of the TMRL. Therefore, when reading the
MSB of the timer at TMRH the LSB of the timer at TMRL must also be read to
complete the read sequence.
During power-on-reset (POR), the counter is initialized to $FFFC and begins
counting after the oscillator start-up delay. Because the counter is sixteen bits and
preceded by a fixed divide-by-four prescaler, the value in the counter repeats
every 262, 144 internal bus clock cycles (524, 288 oscillator cycles).
When the free-running counter rolls over from $FFFF to $0000, the timer overflow
flag bit (TOF) is set in the TSR. When the TOF is set, it can generate an interrupt if
the timer overflow interrupt enable bit (TOIE) is also set in the TCR. The TOF flag
bit can only be reset by reading the TMRL after reading the TSR.
Other than clearing any possible TOF flags, reading the TMRH and TMRL in any
order or any number of times does not have any effect on the 16-bit free-running
counter.
NOTE
To prevent interrupts from occurring between readings of the TMRH and TMRL,
set the I bit in the condition code register (CCR) before reading TMRH and clear
the I bit after reading TMRL.
BIT 7
BIT 6
TMRH6
BIT 5
TMRH5
BIT 4
TMRH4
BIT 3
TMRH3
BIT 2
TMRH2
BIT 1
TMRH1
BIT 0
TMRH0
TMRH
$0018
R TMRH7
W
reset:
1
1
1
1
1
1
1
1
TMRL
$0019
R TMRL7
W
TMRL6
TMRL5
TMRL4
TMRL3
TMRL2
TMRL1
TMRL0
reset:
1
1
1
1
1
1
0
0
Figure 9-3. Programmable Timer Registers (TMRH, TMRL)
相關PDF資料 |
PDF描述 |
|---|---|
| 68HC705PL4B | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC908JB8FS | Freescale Semiconductor, Inc. |
| 69190-405 | 50/100M SOT-23 CMOS RF LDO REGULATORS |
| 6A20G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
| 6A40G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 68HC705PL4B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Industry standard 8-bit M68HC05 CPU core |
| 68HC705RC17 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Genneral Release Specification |
| 68HC705SB7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION (General Release) |
| 68HC705SJ7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| 68HC705SP7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發布緊急采購，3分鐘左右您將得到回復。