- 您現在的位置：買賣IC網 > PDF目錄369230 > 68HC705PL4 (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數資料
| 型號： | 68HC705PL4 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁數： | 46/98頁 |
| 文件大小： | 1019K |
| 代理商： | 68HC705PL4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
GENERAL RELEASE SPECIFICATION
April 30, 1998
MOTOROLA
7-2
INPUT/OUTPUT PORTS
MC68HC05PL4
REV 2.0
Table 7-1. I/O Pin Functions
7.1.1 Port Data Registers
Each port I/O pin has a corresponding bit in the Port Data Register. When a port
I/O pin is programmed as an output the state of the corresponding data register bit
determines the state of the output pin.
When a port pin is programmed as an input, any read of the Port Data Register
will return the logic state of the corresponding I/O pin. The locations of the Data
Registers for Port A, B, and C are at $0000, $0001 and $0002. The Port Data
Registers are unaffected by reset.
7.1.2 Port Data Direction Registers
Each port I/O pin may be programmed as an input by clearing the corresponding
bit in the DDR, or programmed as an output by setting the corresponding bit in the
DDR. The DDR for Port A, B, and C are located at $0005, $0006 and $0007. The
DDRs are cleared by reset.
NOTE
A “glitch” can be generated on an I/O pin when changing it from an input to an
output unless the data register is first preconditioned to the desired state before
changing the corresponding DDR bit from a zero to a one.
7.2
PORT A
Port A is an 7-bit bidirectional port, with pins shared with other modules. The
Port A Data Register is at address $0000 and the Data Direction Register is at
address $0005. Port pins PA5 and PA6 are high current sink pins; see Electrical
Specifications section for values.
Pin PA0 is only available on MC68HC05PL4. OSC2 replaces PA0 on
MC68HC05PL4B.
Pin PA1 becomes the DTMF output from the DAC when the DACEN bit is set in
the DAC Control and Data Register ($000F).
Pins PA2 and PA3 become the 16-bit timer TCAP and TCMP respectively, when
TCAPEN and TCMPEN are set in the Miscellaneous Control/Status Register
($001C).
R/W
DDR
I/O Pin Functions
0
0
The I/O pin is in input mode. Data is written into the output data latch.
0
1
Data is written into the output data latch and output to the I/O pin.
1
0
The state of the I/O pin is read.
1
1
The I/O pin is in an output mode. The output data latch is read.
相關PDF資料 |
PDF描述 |
|---|---|
| 68HC705PL4B | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC908JB8FS | Freescale Semiconductor, Inc. |
| 69190-405 | 50/100M SOT-23 CMOS RF LDO REGULATORS |
| 6A20G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
| 6A40G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 68HC705PL4B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Industry standard 8-bit M68HC05 CPU core |
| 68HC705RC17 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Genneral Release Specification |
| 68HC705SB7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION (General Release) |
| 68HC705SJ7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| 68HC705SP7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發布緊急采購，3分鐘左右您將得到回復。