- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369230 > 68HC05BD7 (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | 68HC05BD7 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁(yè)數(shù)： | 41/85頁(yè) |
| 文件大小： | 302K |
| 代理商： | 68HC05BD7 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
SECTION 6: OPERATING MODES
MOTOROLA
Page 31
MC68HC05BD7 Rev. 2.0
GENERAL RELEASE SPECIFICATION
its usual way to make COP Watchdog Timer meaningful in monitor applications. Execution
of the STOP instruction will be the same as that of the NOP instruction. Hence, I bit in the
Condition Code Register will not be cleared.
6.5.2
Program control register is provided for EPROM programming the device.
Programming Control Register (PCR)
ELAT—EPROM Latch Control
0 - EPROM address and data bus configured for normal read.
1 - EPROM address and data bus configured for programming (writes to
EPROM cause address and data to be latched). EPROM is in programming
mode and can not be read. This bit is not writable to 1 when no VPP voltage
is applied to the VPP pin.
PGM—EPROM Program Command
0 - Programming power to EPROM array is switched off.
1 - Programming power to EPROM array is switched on.
6.6
Low Power Modes
The MC68HC05BD7 has ONLY ONE low-power operational mode. The WAIT instruction
provides the only mode that reduces the power required for the MCU by stopping CPU
internal clock. The WAIT instruction is not normally used if the COP Watchdog Timer is
enabled.
The STOP instruction is not implemented in its normal sense
. The STOP
instruction will be interpreted as the NOP instruction by the CPU if it is ever encountered.
The flow of the WAIT mode is shown in
Figure 6-2
.
6.6.1
STOP Instruction
Since the execution of a normal STOP instruction results in the stoppage of clocks to all
modules, including the COP Watchdog Timer, this instruction is hence not implemented in
6.6.2
WAIT Instruction
In the WAIT Mode the internal processor clock is halted, suspending all processor and
internal bus activity. Other Internal clocks remain active, permitting interrupts to be
generated from the Multi-Function Timer, or a reset to be generated from the COP
Watchdog Timer. The Timer may be used to generate a periodic exit from the WAIT Mode.
Execution of the WAIT instruction automatically clears the I-bit in the Condition Code
Register, so that any hardware interrupt can wake up the MCU. All other registers, memory,
and input/output lines remain in their previous states.
0
7
ELAT
0
0
0
0
0
0
0
6
5
4
3
2
1
0
PGM
W
R
PCR
$001D
reset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 68HC705BD7 | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC05J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC705J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HRC05J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HRC705J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 68HC05C0FN | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microcontroller |
| 68HC05C0P | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microcontroller |
| 68HC05C4AFB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microcontroller |
| 68HC05C4AFN | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microcontroller |
| 68HC05C4AP | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。