- 您現在的位置：買賣IC網 > PDF目錄369230 > 68HC05BD7 (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數資料
| 型號： | 68HC05BD7 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁數： | 62/85頁 |
| 文件大小： | 302K |
| 代理商： | 68HC05BD7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
MOTOROLA
Page 52
SECTION 10: SYNC PROCESSOR
GENERAL RELEASE SPECIFICATION
MC68HC05BD7 Rev. 2.0
clears this bit.
bit 2
The CLAMP Output Enable bit is set to configure the PD2 pin
as the CLAMP pulse output pin. Reset clear this bit.
bit 1
The Back PORch bit defines the triggering edge of clamp
output. When it is one, the clamp pulse is generated at the
trailing edge of HSYNC input. When it is zero, the clamp pulse
is generated at the leading edge of HSYNC input. Reset
clears this bit.
bit 0
The SOUT will select the output signals of VSYNO and
HSYNO from the internal free-running counter. When it is
zero, the incoming HSYNC and VSYNC or extracted VSYNC
HINVO
bit 2
This bit controls the output polarity of the HSYNO signal.
When it is zero, the HSYNO output is identical to the HSYNC
input. When it is one, the inverted HSYNC signal is output to
HSYNO pin.
This bit shows the polarity of VSYNC input. If it is one, the
VSYNC input has positive polarity. If it is zero, the VSYNC
input has negative polarity. Reset clears this bit.
This bit shows the polarity of HSYNC input. If it is one, the
HSYNC input has positive polarity. If it is zero, the HSYNC
input has negative polarity. Reset clears this bit.
VPOL
bit 1
HPOL
bit 0
10.3.2
Sync Processor Input/Output Control Register (SPIOCR)
VSYNCS
bit 7
The VSYNCS bit reflects the logical state of VSYNC input. It
is a read only bit.
The HSYNCS bit reflects the logical state of HSYNC input. It
is a read only bit.
This Clamp Output INVert bit will invert the CLAMP output.
When it is zero, the CLAMP output has default positive going
pulse as illustrated in
Figure 10-1
. When it is one, the CLAMP
output is inverted as negative pulse generated. Reset clears
this bit.
This HV TeST bit is reserved for testing purpose. It can be
accessed only in test mode. So user must be careful while
developing the program in EVS platform. Reset clears this bit.
If the SOGIN bit is one, the SOG pin which is shared with PD3
will be selected as the composite sync input when the COMP
bit in SPCSR register is one. If it is zero, the HSYNC pin is the
HSYNCS
bit 6
COINV
bit 5
HVTST
bit 4
SOGIN
bit 3
CLAMPOE
BPOR
SOUT
0
7
0
0
0
0
0
0
0
6
5
4
3
2
1
0
W
R
SPIOCR
$0011
reset
BPOR
SOUT
CLAMPOE
SOGIN
HVTST
COINV
HSYNCS
VSYNCS
相關PDF資料 |
PDF描述 |
|---|---|
| 68HC705BD7 | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC05J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC705J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HRC05J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HRC705J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 68HC05C0FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C0P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C4AFB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C4AFN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C4AP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發布緊急采購，3分鐘左右您將得到回復。